

High-Gain and Low-Power Power Amplifier for 24-GHz Automotive Radars

Shin-Gon Kim¹, Habib Rastegar¹, Min Yoon², Chul-Woo Park³, Kyoungyong Park⁴, Sookyoung Joung⁵ and Jee-Youl Ryu^{1,6}

¹*Pukyong National University, Dept. of Information and Communications Engineering*

²*Pukyong National University, Dept. of Statistics*

³*Kyungpook National University*

⁴*Korea Institute of Industrial Technology*

⁵*Department of Electronics Engineering, Konkuk University*

E-mail: ^{1,6}ryujy@pknu.ac.kr

Abstract

This paper presents a high gain and low power 24-GHz power amplifier (PA) for the short range automotive radar. The proposed circuit is implemented using TSMC 0.13- μm RF CMOS ($f_T/f_{max}=120/140$ GHz) technology, and it is powered by a 1.5-V supply. To improve power gain of the amplifier, it has a 2-stage cascode scheme. This circuit uses transmission lines to reduce total chip size instead of real bulky inductors for input and output impedance matching. The layout techniques for RF (radio frequency) are used to reduce parasitic capacitances at the band of 24 GHz. The proposed RF amplifier has low cost and low power dissipation since it is realized using all CMOS processes. The proposed circuit showed the smallest chip size of 0.12 mm², the lowest power dissipation of 44.3 mW and the highest power gain of 24.04 dB as compared to recently reported research results.

Keywords: RF Power Amplifier, 24-GHz, short range automotive radar, CMOS

1. Introduction

The rapid growth of wireless communications has resulted in a strong motivation toward developing high performance RF (radio frequency) systems. These systems contain various portable products, automotive collision avoidance radars, wireless local networks, local multi-point distribution service (LMDS), and other ISM band applications. The radar-based ACC (autonomous cruise control) first introduced from Mercedes-Benz in 1999 is widely available in many high and mid class automotive models. This system using 24-GHz radar sensor offers safety functions such as pre-crash sensing and collision. Most of well-known car companies and supplies are already working on the development of the next generation vehicle known as ASV (Advanced Safety Vehicle). The ASV consists of LRR (long range radar) with coverage up to 150 meters and SRR (short range radar) with coverage up to 30 meters. In the last 15 years, silicon-based 24-GHz short-range automotive radars have been investigated both by industry and academia [1-6]. Therefore, next generation radar sensors may well be required to support 24-GHz band for compatibility and lower overall cost [7-14].

In this paper, we propose a high gain and low power 24-GHz power amplifier (PA) for the automotive radar. The proposed circuit is fabricated using TSMC 0.13- μm RF CMOS ($f_T/f_{max}=120/140$ GHz) technology. The circuit is powered by a 1.5-V supply. It is designed using a 2-stage cascode scheme to improve power gain of the amplifier.

Especially to reduce total chip size instead of real bulky inductors transmission lines are used. We used the unique layout technique for 24-GHz RF band to reduce parasitic capacitances.

2. Power Amplifier Analysis

Lower intrinsic gain of transistors makes it more difficult to achieve low power and high gain at very high frequencies, so RF PA design and analysis require several novel techniques.

2.1. Power Requirement in the 24-GHz Band

The Federal Communications Commission (FCC) permits point-to-point wireless communication in the 24~24.25-GHz band, subject to limitations on the transmitted power and directionality of the transmitter. At a distance of 3 m from the transmitter, the maximum electric field permitted is 2.5 V/m. This translates to an average effective isotropically radiated power (EIRP) of 29.7 dBm [13].

The FCC has also opened up 7 GHz of bandwidth from 22 to 29 GHz for vehicular short range radar applications. In this case, there is an average radiated power limit of -41 dBm/MHz which, if used over the entire 7-GHz bandwidth, corresponds to an EIRP of -2.5 dBm. Therefore, an amplifier designed for this application does not need to generate high output power and must instead be designed to have large bandwidth [13].

2.2. Proposed Power Amplifier Scheme

The proposed PA is designed using TSMC 0.13- μ m RF CMOS process. The cutoff frequency (f_T) and maximum oscillation frequency (f_{max}) have 120 GHz and 140 GHz, respectively. Important performance parameters of RF PA contain power gain, output-referred 3rd-order intercept point (OIP3) to test linearity, maximum power-added efficiency (PAE) over the whole band of interest, saturated output power (P_{sat}), reverse isolation (S12), input/output return loss (S11/S22), power consumption and chip size.

Figure 1 shows the proposed 24-GHz CMOS power amplifier. The PA consist of common-source stage with inter-stage conjugate matching operating in Class-A mode, and it is powered by a 1.5-V supply. This circuit also has 2-stage cascade structure to achieve higher gain due to the larger output impedance and the alleviated miller capacitance. It uses transmission lines (T-lines) to reduce total chip size instead of real bulky inductors for input and output impedance matching. To input impedance matching, we use T-lines ($T_1 \sim T_3$) and MIM capacitor (C_1). The inter-stage matching networks are designed using $T_4 \sim T_9$ and C_5 . The $T_{10} \sim T_{12}$ and C_8 are used for output matching network. To reduce RF noise, power supply noise and EMI, we used decoupling capacitors ($C_2 \sim C_4$ and $C_6 \sim C_7$). We designed optimization in width and length of T-lines to supply stable DC power at the drain regions using $T_4 \sim T_6$ and $T_{10} \sim T_{12}$.




Figure1. 24-GHz CMOS Power Amplifier

2.3. Layout Issues

The layout technique at the band frequency of 24GHz is very important to reduce parasitic capacitances. Figure 2 shows transistor arrangement layout with folded structure. A parasitic capacitance exists between every two of the four terminals of a MOSFET. Moreover, the value of each of these capacitances may depend on the bias conditions of the transistor, so these capacitances are very critical to degrade performance at high frequencies. Called a “folded” structure, the geometry in Figure 2(b) exhibits substantially less drain junction capacitance than that in Figure 2(a) while providing the same W/L .

For the transistor in Figure 2(a), we have

$$C_{DB} = C_{SB} = WEC_j + 2(W + E)C_{jsw}, \quad (2.1)$$

where C_{DB} and C_{SB} are drain-to-bulk and source-to-bulk capacitances, respectively. We typically specify C_j and C_{jsw} as capacitance per unit area and unit length, respectively.

whereas for that in Figure 2(b),

$$C_{DB} = C_{SB} = \frac{W}{2}EC_j + 2\left(\frac{W}{2} + E\right)C_{jsw} \quad (2.2)$$

$$C_{SB} = 2\left[\frac{W}{2}EC_j + 2\left(\frac{W}{2} + E\right)C_{jsw}\right] \quad (2.3)$$

$$= WEC_j + 2(W + 2E)C_{jsw}. \quad (2.4)$$

In the above calculations, we have assumed that the total source or drain perimeter, $2(W+E)$, is multiplied by C_{jsw} . In reality, the capacitance of the sidewall facing the channel may be less than that of the other three sidewalls because of channel-stop implant [7]. Nonetheless, we typically assume all four sides have the same unit capacitance. The error resulting from this assumption is negligible because each node in a circuit is connected to a number of other device capacitances as well [7].




Figure 2. Transistor Layout with Folded Structure


3. Results

The circuit is simulated using Agilent ADS and full-wave EM analysis is performed for all the passive structures. The speed of the bias mechanism is determined by the bias


resistor and gate-source parasitic capacitor at the gate of the lower FET, and the settling time is about 4 ns based on the time-domain simulation when the input power of the PA changes from 5 to -5dBm. The amplifier is tested with a power supply of 1.5 V, and the DC current drawn with no RF input signal applied is 29.53 mA.

S-parameters (S11 and S12) of the amplifier in the test are plotted in Figure 3. The S11 indicates how well the input is matched to 50 Ω . The S11 showed excellent value of -40.48 dB in the 24-GHz ISM band, but it was not designed for an input match to 50 Ω for the entire 21~26-GHz band. It should be noted that the requirement on S11 can be relaxed if the amplifier is integrated with the transmitter stages. The S12 indicates that the isolation from the output to the input is also excellent, exceeding -18 dB in the 24 GHz.

Figure 4 shows power gain versus frequency when the amplifier is operating under saturated output power condition driven by a 13.8-dBm input. Maximum output power of 22 dBm (158.5 mW) is achieved at 24GHz, and over 20-dBm output power is available between 21 and 25 GHz. When biased at 14.77 mA (i.e., 50 % of 29.53 mA DC current with no RF signal applied), there is less than 3-dB reduction in output power, despite the transistor trans-conductance g_m being reduced by half for all two stages. As shown in Figure 4, the PA showed high power gain of 24.04 (12.02 x 2) dBm.



(a) Reverse Isolation (S12)



(b) Input Return Loss (S11)

Figure 3. S-parameters (S11 and S12)

Figures 5(a) and 5(b) show power-added efficiency (PAE) and saturated output power (P_{sat}) versus input power when the amplifier is operating under saturated output power

condition driven by a 13.8-dBm input. At 24 GHz, the final gain stage of the power amplifier achieves a maximum output power density (power per source area) of $2 \text{ mW}/\mu\text{m}^2$. The PAE exceeds 6 % between 22 and 25 GHz. The amplifier has over 22-dB power gain from 22 to 25 GHz with 3-dB gain flatness. Over 15-dB gain at maximum output power level facilitates integration of the amplifier in a transceiver as fewer pre-driver stages are required. When biased at 14.77 mA (i.e., 50 % of 29.53 mA DC current with no RF signal applied), there is less than 3-dB reduction in output power and slightly power PAE, despite the transistor trans-conductance g_m being reduced by half for all two stages. As shown in Figures 5(a) and 5(b), the PA showed high saturated output power of 21.5 dBm and maximum PAE of 7.1 %, respectively.






Figure 4. Output Power Gain versus Frequency



(a) Power-added Efficiency



(b) Saturated Output Power

Figure 5. Power-added Efficiency and Saturated Output Power versus Input Power

Table 1 shows comparison results to recently reported 24-GHz power amplifiers. To test the linearity of the amplifier, a two-tone test was performed with a tone spacing of 100 MHz. As shown in Table 1, the OIP3 is good linearity of 16.5 dBm. The proposed circuit showed highest power gain of 24.04 dB, the highest saturated power gain of 21.5 dBm, the lowest input/output return loss of -18.2 dB/-20.1 dB, the lowest power dissipation of 44.3 mW, and the smallest chip size of 0.12 mm² as compared to recently reported research results in [11-14].

Table 1. Comparison to Recently Reported 24-GHz Power Amplifiers

Reference	[11]	[12]	[13]	[14]	This work
Frequency (GHz)	24	22	24	24	24
Technology (μm)	0.18	0.18	0.18	0.2	0.13
OIP3 (dBm)	7	15.4	14	23	16.5
Power Gain (dB)	22.8	11.9	7	19	24.04
P_{sat} (dBm)	15.9	17.4	14.5	15	21.5
Maximum PAE (%)	14.6	12	6.5	13	7.1
S11 (dB)	-14.3	-8	-6.9	-12.4	-18.2
S22 (dB)	-17	-10	-16	-	-20.1
S12 (dB)	-64	-	-40	-10.5	-40.48
Power Consumption (mW)	163.8	108	280	939	44.3
Chip Size (mm ²)	0.84	0.4	1.26	6.003	0.12

4. Conclusions

This paper proposed 24-GHz power amplifier with a high gain, low power and low chip size for the short range automotive radar. The proposed circuit was fabricated using TSMC 0.13- μm RF CMOS ($f_T/f_{max}=120/140$ GHz) process, and it was powered by a 1.5-V supply. To reduce total chip area and parasitic capacitances, we used transmission line matching and RF layout technique, respectively. The proposed CMOS power amplifier showed the smallest chip size of 0.12 mm², the lowest power dissipation of 44.3 mW and the highest power gain of 24.04 dB as compared to recently reported research results.

Acknowledgement

This work was supported by the Basic Research of NRF, Korea (2010-0021768, Development of Dual-Band 24GHz/77GHz CMOS System-on-Chip for Advanced Safety Vehicle Radar).

This paper is a revised and expanded version of a paper entitled [A Low-Noise and Low-Power LNA and Mixer for 24-GHz Application] presented at [FGCN 2014, China, Hainan Island, December 21, 2014].

References

- [1] J. Wenger, "Automotive Radar-Status and Perspectives", IEEE Compound Semiconductor Integrated Circuit Symposium, IEEE, Palm Springs, (2005), pp. 21-24.
- [2] L. Mu, T. X. Qian, S. Ming and Y. Jun, "Research on Key Technologies for Collision Avoidance Automotive Radar", IEEE Intelligent Vehicles Symposium, IEEE, Xi'an, (2009), pp. 233-236.
- [3] G. H. Choi, S. K. Choi, C. H. Kim, M. U. Sung, S. G. Kim, J. H. Lim, H. Rastegar, J. Y. Ryu and S. H. Noh, "Design of 24-GHz CMOS RF Power Amplifier for Short Range Radar Application of Automotive Collision Avoidance", Proceedings of Conference on Information and Communication Engineering, KIICE, (2014); Yeongju, South Korea.
- [4] H. Veenstra, E. van der Heijden, M. Notten and G. Dolmans, "A SiGe-BiCMOS UWB Receiver for 24 GHz Short-Range Automotive Radar Applications", IEEE MTT-S International Microwave Symposium Digest, IEEE, (2007), pp. 1791-1794.
- [5] P. Uhlig, C. Günner, S. Holzwarth, J. Kassner, R. Kulke, A. Lauer and M. Rittweger, "LTCC Short Range Radar Sensor for Automotive Applications", 37th International Symposium on Microelectronics, (2004); Long Beach, CA, USA.
- [6] E. van der Heijden, H. Veenstra, and R. Havens, "16-26GHz Low Noise Amplifier for short-range automotive radar in a production SiGe:C technology", IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, IEEE, (2007); Long Beach, CA, USA.
- [7] B. Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill, (2001).
- [8] P. Kaur, S. K. Aggarwal and A. De, "Reconfigurable Inverted Circular Patch Antenna for Wireless Applications", International Journal of Advanced Science and Technology, Science and Engineering Research Support soCiety, (2014), pp. 55-64.
- [9] S. Sharma and S. Akashe, "Class-AB CMOS Buffer with Low Power and Low Leakage Using Transistor Gating Technique", International Journal of Advanced Science and Technology, Science and Engineering Research Support soCiety, (2013), pp. 1-12.
- [10] A. Z. Yonis, M. F. L. Abdullah and M. F. Ghanim, "Effective Carrier Aggregation on the LTE-Advanced Systems", International Journal of Advanced Science and Technology, Science and Engineering Research Support soCiety, (2012), pp. 15-26.
- [11] Y. S. Lin and J. N. Chang, "A 24-GHz power amplifier with Psat of 15.9 dBm and PAE of 14.6 % using standard 0.18 μm CMOS technology", Analog Integrated Circuits and Signal Processing, (2014), pp. 427-435.
- [12] N. C. Kuo, J. C. Kao, C. C. Kuo and H. Wang, "K-band CMOS power amplifier with adaptive bias for enhancement in back-off efficiency", IEEE MTT-S International Microwave Symposium, IEEE, (2011); Baltimore, MD, USA.
- [13] A. Komijani, A. Natarajan and A. Hajimiri, "A 24-GHz, +14.5-dBm Fully Integrated Power Amplifier in 0.18- μm CMOS", IEEE Journal of Solid-State Circuits, IEEE, (2005), pp. 1901-1908.
- [14] T. Shun and D. Cheung, Member, IEEE, and John R. Long, Member, IEEE, "A 21–26-GHz SiGe Bipolar Power Amplifier MMIC", IEEE Journal of Solid-State Circuits, IEEE, (2005), pp. 2583-2597.

Authors

Shin-Gon Kim, received the BS in electronics engineering and MS degrees in information and communications engineering from Pukyong National University, Busan, Korea, in 1994 and 2014, respectively. He is currently taking the PhD degree in information and communications engineering from Pukyong National University. He is also currently a senior researcher at PK system, co. Ltd. His current research interests include the design of embedded system, and the design and testing of RF integrated circuits.

Habib Rastegar, received the BS and MS in electrical engineering from Shahid Bahonar University, Kerman, Iran, in 2010 and 2012, respectively. He is currently taking the PhD degree in information and communications engineering from Pukyong National University. His current research interests include the design and testing of RF integrated circuits, and the design and testing of System-on-Chip.

Min Yoon, received the BS and MS degrees in Applied Mathematics from Pukyong National University, Busan, Korea, in 1994 and 1996, respectively, and the PhD degree in Mathematics from Yonsei University, Seoul, Korea, in 200x. He is currently a professor at Pukyong National University. His current research interests include the design and testing of RF integrated circuits, and the design and testing of System-on-Chip.

Chul-Woo Park, received the BS, MS and PhD in electronics engineering from Kyungpook National University, Kyungpook, Korea, in 1997, 1999 and 2004, respectively. He is also currently a senior researcher at Kyungpook National University, Medical device and robot institute of park. His current research interests include the design and testing of RF integrated circuits, and the design and testing of System-on-Chip.

Kyoungyong Park,

Sookyoung Joung, received the BS in computer engineering from Dongseo University and MS degrees in electronics engineering from Pukyong National University, Busan, Korea, in 1996 and 1998, respectively, and the PhD degree in electronics and communication engineering from Konkuk University, Seoul, Korea, in 2010. She is currently a full time lecture at Konkuk University. Her current research interests include information and communication system and wireless network.

Jee-Youl Ryu, received the BS and MS degrees in electronics engineering from Pukyong National University, Busan, Korea, in 1993 and 1997, respectively, and the PhD degree in electrical engineering from Arizona State University, Tempe, in December 2004. He is currently a professor at Pukyong National University. His current research interests include the design and testing of System-on-Chip, the design and testing of RF integrated circuits, and the design of embedded system.