# A New Quadratic Boost Converter with Voltage Multiplier Cell: an Analysis and Assessment

Muhammad Zeeshan Malik<sup>\*</sup>, Amjad Ali, Qunwei Xu and Guozhu Chen

College of Electrical Engineering, Zhejiang University, Hangzhou, China malik4one@yahoo.com

### Abstract

A new topology of high gain DC-DC quadratic boost converter with voltage multiplier cell (VMC) is introduced in this paper. The proposed VMC technique is derived from the traditional quadratic boost converter, which has an advantage with high voltage gain and stress across the semiconductor devices are lower than the output voltage. To validate efficacy of the proposed method simulation has been performed in Mat lab Simulink software to compare the voltage gain of proposed method with others five modified boost converters. The input voltage of proposed converter and other topologies are same 10VDC but the output voltage of proposed converter is much higher than others converters which are discussed in this paper.

Keywords: Quadratic boost converter, Voltage multiplier cell, high voltage gain, voltage stress

### **1. Introduction**

Usually renewable energy technologies RETs, particularly solar photovoltaic PV system demand high step up voltage conversion. Because of solar PV fluctuated output voltage under non-uniform solar conditions DC-DC boost converter has attracted the intention of research in recent year [1-4]. Therefore, different types of DC-DC converter are being used to attain the required and stable output voltage. To mitigate the aforesaid disadvantage of conventional boost converter, so far many solutions are proposed and successfully implemented to get the high voltage step up ratio, such as forward or fly back converter is discussed in [5]. The disadvantage of this type of converter is transformers which increase the losses, cost and size [6]. In [7] conventional quadratic boost converter is proposed which use only one switch for voltage conversion ratio, the voltage gain of conventional quadratic boost converter is not much high and they present voltage and current overstress when the conversion ratio is high. In [8] tapping Boost converter with coupled many inductors in presented to achieve the high step up voltage by adjusting turn ration. The disadvantage of this type of converter is difficult to couple inductors and leakage inductance occurred, the problems overshoot the large voltages [9].

The non-insulated converter has an advantage over insulated converters, the cost of non-insulated converter is lower than insulated converter and efficiency is high. The disadvantage of non-insulated converter is the input current and output voltage is high, at this situation the switches need to be sized according to input current and output voltage for high voltage gain. The sizing of switching is expensive that's why at some point insulated converter are better option [10]. In [13-15] cascaded converter for PV and fuel cell is presented, but the disadvantage of cascaded converter is its high cost and also compromise on efficiency.

A new topology of quadratic boost converter with voltage multiplier cell (VMC) is introduced in this article; the advantage of the proposed topology over the conventional quadratic boost converter and other modified converters which are presented in this paper has high voltage gain, and the voltage stress across the switches is lower than output voltage. According to conventional quadratic boost converter the voltage stress across the switch S is equal to  $V_{S-stress}=V_0$  and the voltage stress of proposed the converter is  $V_{S-stress}=V_{C2}$  which are lower than output voltage, similarly stress across the diode  $D_3$  in conventional quadratic boost converter is  $V_{D3}=-V_0$  and stress across the diode in the proposed topology is  $V_{D3}=-V_{C2}$ . The proposed (VMC) topology shows an enhancement of the high voltage gain over the some topologies presented in [1-11-12-14-16] with same duty ratio at D=0.6.

## 2. Traditional Boost Converter

The traditional boost converter circuit diagram is depicted in Figure-1, which is mostly used for step up voltage in conventional applications [11]. The main disadvantage of this type of converter is for high step up conversion need high duty ratio, which causes the difficulties for switching frequency because of limitation of OFF time of semiconductor switch.



Figure 1. Traditional Boost Converter

Voltage gain of traditional Boost converter is obtained by (1):

$$M = \frac{V_0}{V_s} = \frac{1}{2(1-D)^2}$$

# 3. A Boost Converter with Voltage Extension Cell

In Figure-2 boost converter with extension cell module is depicted. It contains two additional switches (Sa-S1), diode (Da) and capacitor (C1). This converter is derived from traditional boost converter; the advantage of this converter over traditional boost converter has high voltage gain [1].



Figure 2. Boost Converter with Extension Cell Module

The operation of this converter work with fixed switching frequency 100 kHz and the switching period is  $T_s$ . The semiconductor switches  $S_a,S_1$  and  $S_2$  turn ON and OFF with two PWM signals.  $S_2$  and  $S_1$  are operated at one PWM signal and the  $S_a$  is operated by  $2^{nd}$  PWM signal, which is the inverse of  $1^{st}$  PWM.

The voltage gain of this converter is,

$$M = \frac{\mathbf{V}_0}{\mathbf{V}_s} = \frac{2-D}{1-D}$$

### 4. Boost Converter with Voltage-Lift Cell

Boost converter with voltage-lift-cell is shown in Figure 3; the advantage of voltage lift cell over traditional boost converter is high voltage gain with decreased stress across the switch. As compared with traditional boost converter, two additional capacitor and two diodes are employed in the voltage-lift cell as depicted in Figure 3.

The operation of boost converter with voltage lift cell work in continuous conduction mode (CCM), in 1<sup>st</sup> state when switch S is ON at this time input voltage source delivered supply voltage to inductor  $L_1$  at the same time capacitor  $C_2$  and  $C_1$  are in charging mode with supply voltage. When switch S is in OFF mode inductor L delivered the stored energy to capacitor  $C_1$  and the other capacitor  $C_2$  in this stage is in discharging mode to load respectively.



Figure 3. Boost Converter with Voltage Lift Cell

The voltage gain is

$$M = \frac{\mathbf{V}_0}{\mathbf{V}_s} = \frac{2}{1-D}$$

Voltage gain of this converter is higher than the traditional boost converter and have advantage reduces losses over semiconductor devices which increase the life time of converter [12].

### 5. Traditional Quadratic Boost Converter

Traditional quadratic boost converter circuit is depicted in Figure 4. Its consist 1 switch S, 2 inductors  $L_1,L_2$ , 3 diodes  $D_1,D_2,D_0$  and two capacitors  $C_1,C_0$  respectively. This quadratic boost converter can enhance the high voltage gain work with only 1 switch S [14]. The voltages stress on switch S is equal to output voltage. This converter can produce over voltage and current overstress when voltage gain is high.



Figure-4 Traditional Quadratic Boost Converter

The voltage gain is

$$M = \frac{V_0}{V_s} = \frac{1}{(1 - D)^2}$$

The main disadvantage of traditional quadratic boost converter is step-up switching structure, which is not suitable because there is no energy storing elements.

### 6. Three-level Quadratic Boost Converter

Three level quadratic boost converter derived from traditional quadratic boost which depicted in figure-5. The advantage of this converter is two switches and two output capacitors which decree the voltage stress across the switches and result output voltage is balanced. The current conducted by switches in this converter is some of currents of both inductors.



Figure 5. Modified Quadratic Boost Converter

The main disadvantage of this topology is its transfer function which increases the complexity, control and cost [13]. The voltage gain of this converter is half of conventional quadratic boost converter.

The voltage gain equation given below;

$$M = \frac{V_0}{V_s} = \frac{1}{2(1-D)^2}$$

### 7. Proposed Topology

The proposed quadratic boost converter with voltage multiplier (VMC) cell is shown in figure-6. This topology is derived from quadratic boost converter, which consist two additional diodes  $(D_3-D_4)$ , capacitors  $(C_2-C_3)$  and inductor  $L_3$  which called Voltage multiplier cell (VMC). The main advantage of the proposed topology is its high voltage gain and losses across the semiconductor devices are lower than the output voltage as presented in literature.

#### 7.1. Working Principle of the Proposed Converter

The proposed topology has two switching state in 1 PWM signal as shown in Figure 7(a&b). The steady state waveform shows below in Figure 8.

### 7.2. State-I:

When switch S is ON as depicted in Figure 7(a). In this state  $D_2$ ,  $D_3$ ,  $D_4$  remain OFF, and diode  $D_1$  is in ON state. DC input voltage source  $V_s$  provides energy to inductor  $L_1$  and at same time capacitor  $C_1$  deliver stored energy to inductor  $L_2$ . During this stage capacitor  $C_1$  and  $C_2$  works in series, the resultant output voltage is sum of both capacitors  $Vc_2+V_{c3}=2_{vc}$ , capacitor's stored energy delivered to  $L_3$ , and the output capacitor during this time is in charging mode. In 1<sup>st</sup> stage all the inductors current  $i_{L1}$ ,  $i_{L2}$  and  $i_{L3}$  linearly increase.

### 7.3. State-II:

When switch S and diode  $D_1$  is OFF as shown in Figure 7(b), in this stage inductor  $L_1$  deliver stored energy to capacitor  $C_1$ , and the inductor  $L_2$  deliver stored energy to capacitor  $C_1$  and  $C_2$  and load while inductor  $L_3$  delivered stored energy to output. In this state inductors current  $i_{L1}$ ,  $i_{L2}$  and  $i_{L3}$  linearly decrease. At this time all capacitors are in discharging mode to load.



Figure 6. Proposed Converter





(b)

Figure 7. Switching State of Proposed Converter



Figure 8. Steady State Waveforms

### 7.4. Steady State Analysis of the Proposed Converter

As it can be observed in Figure 7(a), when the switch S is ON during that stage diode  $D_1$ ,  $D_3$  and  $D_4$  are in off mode. The state equation shows in below.

International Journal of Smart Home Vol. 10, No. 8 (2016)

$$\begin{cases} V_{L1} = V_s \\ V_{L2} = V_{C1} \\ V_{L3} = 2vc - V_0 \end{cases}$$

$$(1)$$

At stage-II we can see figure 7(b), at this stage when switch S and diode  $D_2$  are in OFF mode. The state equation derived below.

$$\begin{cases} V_{L1} = V_{s} - V_{C1} \\ V_{L2} = V_{C1} - V_{C2} \\ V_{L3} = V_{C2} - V_{0} \end{cases}$$
(2)

#### 7.5. DC Conversion Ratio

Using the principle of inductor volt second balance at inductor  $L_1$  we get:

$$DV_{s} + (1 - D)(V_{s} - V_{c1})$$
(3)

After solving the equation (3) we get,

$$V_{s} = V_{c1}(1 - D)$$
 (4)

$$V_{C1} = \frac{V_s}{(1 - D)}$$
(5)

Again using inductor volt balance at inductor L<sub>2</sub>

$$DV_{c1} + (1 - D)(V_{c1} - V_{c2})$$
(6)

After solving this equation (6) we get,

$$V_{c2} = \frac{V_{c1}}{(1-D)}$$
(7)

After put the  $V_{c1}$  Value we get,

$$V_{c2} = \frac{V_s}{(1-D)^2}$$
(8)

Using inductor volt balance at inductor  $L_3$ ,

$$D(2V_{c} - V_{0}) + (1 - D)(V_{c2} - V_{0})$$
(9)

After solving the equation (9) we get,

$$V_0 = V_{C2} (1 + D) \tag{10}$$

Static gain of proposed topology is,

$$M = \frac{V_0}{V_s} = \frac{1+D}{(1-D)^2}$$
(11)

#### 7.6. Voltage Stress Across the Semiconductor Devices

In state-I the voltage stress across the semiconductor diodes is as below,

$$V_{D1-stress} = \frac{(1-D)V_0}{1+D}$$
(12)

$$V_{\rm D3-stress} = -V_{\rm c2} \tag{13}$$

Similarly in state-II the voltage stress of semiconductor devices are,

$$V_{s-stress} = V_{C2} \tag{14}$$

$$V_{\rm D2-sress} = \frac{D_{\rm V0}}{1+D} \tag{15}$$

#### 7.7. Simulation Results and Discussion

To validate the performance of the proposed converter and others converter which are presented to compare with the proposed topology simulation are done in MATLAB/ Simulink software according to the parameters given in Table 1. The proposed topology results shows in Figure 9. For comparison other converters output voltages shown in Figure 10.



Figure 9. Simulation Results of Proposed Converter. (a) Input Voltage (V<sub>s</sub>), (b) Output Voltage ( $V_0$ ), (c & d) Capacitors Voltage ( $V_{c1}$ ,  $V_{c2}$ ), (e) Voltages Stress, ( $V_{s1}$ ) and (f) Voltage Stress  $V_{D3}$  of Diode  $D_{\cdot3}$ 

Name of parameter	Symbol	Value
Input Voltage	Vs	10V
Output Voltage	Vo	100V
Load Resistance	$R_{L}$	100Ω
Frequency	Fs	100kHz
Filter inductor/phase	L	200uH
Capacitors	С	10uF
Output capacitor	Co	10uF
Duty ratio	D	0.6

Tabla 1	Component	List of the	Proposod	Topology
Table I.	Component	List of the	Proposed	ropology

	Topology Name				V <sub>s</sub>		$\mathbf{V}_{0}$	Voltag gain	je
1	Proposed topology				10V	C	100V	10%	)
2	Conventional	quadratic	boost co	nverter	10V	C	62.5V	6.25%	6
3	Boost converter with voltage lift cell			10V	C	50V	5%		
4	Boost converter with extension cell			10V	C	35V	3.5%	, D	
5	Three level quadratic boost converter			10V	C	31.5	3.15%	6	
6	Traditional boost converter			10V[	C	25V	2.5%	, D	
11	0		1	1	1				1
10	( <u></u>								
10									
9									
oltage	0	2							
	0								
> ± 6				3					
itpr									
ō					4	5			
4					V	├── ╈──			
3									
2	¢			1					
1	d			6					
	0								
	0.01 0.02	0.03	0.04	0.05	0.06	0.07	0.08	0.09	0.1
Time									
1-       Proposed converter with VMC)       2-       Conventional quadratic boost converter       3-       Boost converter with voltage lift cell         4-       Boost converter with extension cell       5-       Three level quadratic boost converter       6-       Traditional boost converter									

#### Table 2. Voltage Gain Comparison

Figure 10. Comparison Simulation Results

Figure 10 is output voltages of proposed converter and other modified converters which are explained in Table 2. In Figure 9 authenticate the results and efficacy of the proposed quadratic boost converter with voltage multiplier cell (VMC) simulation results attain in Mat-lab Simulink software according to Table 1. Figure 9 (a) shows the waveforms of input voltage where we can see clearly the input voltage is 10V and in figure-9 (b) output voltage is nearly 100V which is very near according to voltage gain equation (11). It is prove that the proposed converter can achieve high voltage gain conversion ratio at the low input voltage 10V and output voltage is 100V. Figure-9(c) is waveforms of voltage stress V<sub>s-stress</sub> across the MOSFET switch S its clearly shows that the stress of switch is lower than the output voltage. In Figure-9(d) shows the waveforms of the voltage stress across the diode  $D_3$ , it's also clear from figure that the voltage stress of diode  $D_3$  is also less than the output voltage when compare to conventional quadratic boost converter. Traditional quadratic boost converter has stresses across the switch and diode is equal to output voltage according to equations  $V_{S-stress}=V_0$  and  $V_{D3}=-V_0$ . Figure 9(e, f) shows the waveforms of the capacitor output voltages across the capacitors  $C_1$  and  $C_2$ . The output voltage of  $V_{C_1}$  is 25V and the voltage across the capacitor  $C_2$  is 62.5V which are same according to theoretical equations (5) and (7).

In Figure 10 simulation results carried out at same input voltage 10VDC is given to all the other 5 topologies and including the proposed topology with voltage multiplier cell. In figure-10 output voltages are given, where it can be observe that output voltage of the proposed topology is higher at 100VDC as compare to others output results. In figure-10 we can clearly see that if we use same parameters according to table-1 the proposed

quadratic boost converter with voltage multiplier cell (VMC) is higher than other modified converters. The output voltages of proposed converter is 100V and the output voltage of traditional boost converter is 25V, traditional quadratic boost converter is 62.5V, boost converter with voltage lift cell is 50V, modified quadratic boost converter is 31.5V and boost converter with extension module is 35V.From simulation results it is clear that the proposed topology quadratic boost converter with voltage multiplier cell (VMC) has advantage over other converters which are presented in literature. This converter is very suitable where we need low input to high output voltages such as photovoltaic (PV) and other application *etc*.

# 8. Conclusion

A new topology of quadratic boost converter with voltage multiplier cell (VMC) is introduced in this paper. The operation principle of proposed converter and others converter discuss in details. The basic advantage of voltage multiplier cell over the traditional quadratic boost converter and others which discussed in literature has high voltage gain and stress across the switches is lower than the output voltage, which makes appropriate for application where we need the high step up conversion ratio. Furthermore to validate the proposed converter simulation results given in this paper with compression of others converter. Simulation results shows that the proposed quadratic boost converter with voltage multiplier cell (VMC) is very useful where we need low input to high output voltage such as photovoltaic (PV) and fuel cell (FC) *etc*.

# References

- M. Zeeshan Malik, A. Farooq, A. Ali and G. Chen, "A DC-DC Boost Converter with Extended Voltage Gain", DOI: 10.1051/MATEC Web of Conferences/20164007001.
- [2] http://www.erec.org/fileadmin/erec\_docs/Documents/P.ublications/Renewable\_Energy\_Technology\_Ro a dmap.pdf, Renewable Energy Technology Roadmap 20% by (2020) [Online]
- [3] M. Amirabadi, A. Balakrishnan, H. Toliyat and W. Alexander, IEEE Trans. Ind. Electron, vol. 61, (2014), pp. 281-291.
- [4] Soft-Switching AC-Link Three-Phase AC-AC Buck-Boost Converter, IEEE Trans. Ind. Elec. 62, (2015).
- [5] F. S. Garcia, J. A. Pomilio and G. Spiazzi, "Comparison of Non-Insulated, High-Gain, High-Power, Step-Up DC-DC Converters", IEEE, (2012).
- [6] A. Farooq, Z. Malik, D. Qu, Z. Sun and G. Chen, "A Three-Phase Interleaved Floating Output Boost Converter", Hindawi Publishing Corporation Advances in Materials Science and Engineering Volume 2015, Article ID 409674, 8 pages http://dx.doi.org/10.1155/2015/409674.
- [7] Z. H. Shi, K. W. E. Cheng and S. L. Ho, "Static performance and parasitic analysis of tapped-inductor converters", IET Power Electronics, vol. 7, no. 2, (2014), pp. 366-375.
- [8] C. Feeney, C. Fitzgerald and M. Duffy, "Investigation of coupled inductors in a phase interleaved boost module integrated converter", Proceedings of the IEEE 5th International Symposium on Power Electronics for Distributed Generation Systems (PEDG '14), Galway, Ireland, (**2014**) June, pp. 1-5.
- [9] S.-K. Changchien, T.-J. Liang, J.-F. Chen and L.-S. Yang, "A cascaded high step-up DC–DC converter with single switch for microsource applications", IEEE Trans. Ind. Electr., vol. 26, no. 4, (2011), pp. 1146-1153.
- [10] R. W. Erickson and D. Maksimovic, "Fundamentals of Power Electronics", USA: Springer, (2000).
- [11] F. L. Luo and H. Ye, "Positive output super-Lift sonverters", IEEE Transactions on Power Electronics, vol. 18, no. 1, (2003) January, pp. 105-113.
- [12] D. Maksimovic and S. Cuk, "Switching converters with wide DC conversion range", IEEE Transactions on Power Electronnics, vol. 6, no. 1, (1991) January, pp. 151-157.
- [13] J. A. Morales-Saldana, R. Galarza-Quirino and J. Leyva-Ramos, "Multiloop controller design for a quadratic boost converter", IET Power Applications., vol. 1, no.3, pp. 362-367, (2007) May.
- [14] J. Leyva-Ramos, M. G. Ortiz-Lopez, L. H. Diaz-Saldierna and J. A. Morales-Saldana, "Switching regulator using a quadratic boost converter for wide DC conversion ratios", IET Power Electronics, vol. 2, no.5, (2009) September, pp. 605-613.
- [15] R. Kadri, J. P. Gaubert and G. Champenois, "Performance analysis of transformless single switch quadratic boost converter for grid connected photovoltaic systems", IEEE Electrical Machines Conference, (2010), pp. 1-7.

[16] L.-S. Yang, T.-J. Liang, H.-C. Lee e J.-F. Chen, "Novel High Step-Up DC-DC Converter With Coupled-Inductor and Voltage-Doubler Circuits," IEEE Transactions on, vol. 58, n. 9, pp. 4196- 4206, 2011.

### Authors



**Muhammad Zeeshan Malik** Got his Master Degree in Electrical Engineering From Chongqing University China in 2012. From 2013 he joined the electrical engineering department of Zhejiang University as a PhD Scholar. His research interests in the area of Power Electronics with focus on dc-dc converters and Renewable Energy Systems.



**Amjad Ali** (MIET, IEEE); received his M.Sc. degree in Electronics from University of Sindh Jamshoro Pakistan, Currently working toward the Ph.D. degree in electrical engineering from college of Electrical Engineering, Zhejiang University, Hangzhou. His research interests include renewable energy technologies, microgrid control and energy management & energy efficiency.

**Qunwei Xu** was born in Huzhou, China, in 1989. He received the B.S. degree in electrical engineering from the Wuhan University in 2008. Since 2008, he has been studying for the Ph.D. degree in electrical engineering from the Zhejiang University. His research interests include power electronics, power quality issues, and digital control systems.

**Guozhu Chen**, was born in Hubei, China, in 1967. He received his B.S. degree in Electrical Engineering from Hangzhou Commerce University, Hangzhou, China, in 1988, and the M.S. and Ph.D. degrees in Electrical Engineering from Zhejiang University, Hangzhou, China, in 1992 and 2001 respectively. Since 1992, he has been with the faculty of the College of Electrical and Engineering at Zhejiang University, China, where he was an Associate Professor from 2000 to 2005, and a Professor since 2005. From January 2001 to April 2004, he was a Visiting Scholar in the University of California, Irvine, USA. His current research interests include high-power electronics applications and their digital control; active power quality control such as APF, UPQC, SVC, dSTATCOM and dFACTS; grid connection of renewable energy/distributed power generation; and power electronic system integration. He holds more than 20 Chinese patents, and has contributed to more than 180 academic papers.

International Journal of Smart Home Vol. 10, No. 8 (2016)