

## An Optimize Approach to Design MUX Based Decoder Using Source Coupled Logic

Pooja Verma<sup>1</sup>, Deepak Punetha<sup>2</sup> and Yogita Bahuguna<sup>3</sup>

<sup>1, 2, 3</sup>*Department of Electronics & Communication Engineering, Tula's Institute, Dehradun*

{*poojavermajuly21@gmail.com; er.punetha@gmail.com; yogitabahuguna5@gmail.com*}

### Abstract

*In Combination logic there are some patterns which commonly occur and it is convenient to represent these in their own separate units often they are also available as separate integrated circuits. This research paper covers the two of these, the decoder and the multiplexer. In this work, designing of 2:1 MUX and MUX Based Decoder using SCL (Source Coupled Logic) is done. Power and value of current spike (Rail-to-Rail current) is found for the circuits. The Simulation is done using 180nm technology using TANNER (Version 9.2) tool.*

**Keywords:** MUX, MUX Based Decoder, SCL, SCL Inverter


### 1. Introduction

The concept of digital data manipulation change the society in attractive way even all the electronic gadgets are in digital formats. Due to invention of various digital IC technologies we are in VLSI era. These digital technologies have their own advantages and disadvantages. Due to invention of Bipolar Junction Technology (BJT) the first IC had been implemented that is TTL (Transistor- Transistor Logic). TTL logic provides higher packing density but slow turn off process. A new technology had been developed called ECL (emitter coupled logic) which is fastest logic but provides higher power dissipation. But unfortunately, in VLSI era, BJT is defeated by MOS technology. MOS provides lower power dissipation and high packing density than BJT. But again CMOS beat the MOS technology as it provides excellent static characteristics like lowest static power dissipation and highest Noise margin. But the problem with the CMOS ICs is their dynamic power dissipation and digital switching noise. This problem is solved if we use differential amplifier. Because these amplifiers are not only less sensitive to noise but also enable us to bias amplifier and couple the amplifier stage together without the requirement for bypass and coupling capacitor. This born various technologies like SCL (source coupled logic), FSCL (folded Source Coupled Logic), MCML (MOS current Mode Logic). Static CMOS logic provides several advantages in designing digital circuit, that are low sensitivity to noise, good performance, low power consumption, *etc.* But it show some disadvantages while designing mixed mode ICs. In VLSI circuit, several logic gates switches simultaneously and resulting current causes switching noise. The mixed mode IC has both analog and digital circuit on single semiconductor die so this noise affect analog circuit through substrate coupling. This reduces speed and accuracy of mixed mode ICs. Various methods are used to reduce this noise in mixed mode ICs like separate analog and digital supply line, diffuse guard band, bonding pads *etc.*[1]-[4]. Source coupled logic(SCL) was developed to reduce this digital switching noise and it is most successful methods among all the constant current source technique[5]-[10]. In

1990 the first paper was published on SCL, in which two logic families Source Coupled Logic (SCL) and Folded Source Coupled Logic (FSCL) was introduced [11]. Synthesis of various combinational and sequential circuits using FSCL was done in 1992 [12]. In this paper, three techniques namely series-gated technique, multiplexer-minimization (MUX-MIN) and variable-entered mapping methods was given. In 2003, SCL gates both with and without an output buffer were designed and analysis of noise margin (NM) and delay of both the model had been done [13]. In 2008, SCL gate inverter had been designed and also describes layout effect on the SCL performance [14]. In 2011, MCML-FB (MOS current mode with feedback) was introduced. This logic is used for implementation of digital circuit at high frequencies [15]. The study of MCML-FB for the implementation of digital circuit for wireless communication system had been done [16]. Synthesis of D-LATCH using MCML was done. This is based on triple-tail concept [17]. Multiplexer using low- voltage MCML was implemented. This is also is based on triple-tail concept [18].


## 2. Decoder Circuit

A decoder circuit is a combinational circuit having  $n$  inputs and  $2^n$  outputs. The  $2 \times 4$  decoder circuit may be represented as two address lines  $A_0$  and  $A_1$  so that correspond four outputs, which will have the address 00, 01, 10 and 11. So these two bits correspond to address, so for example if  $A_0$  and  $A_1$  are both 0, this output is represented by 00 will be active if on the other hand we have  $A_1$  as 0 and  $A_0$  as 1, 01 will be active and so on. And of course there are many larger decoders for example, 3 bits coming in gives us 8 outputs which can be addressed so essentially it maps an address onto a range of outputs which are addressed and when we look at sequential logic, this is commonly used for example where the input bits maybe the bits representing the state or the output of the state register and then the output that is active corresponds to the specific state that is active at that time. Now this circuit can be implemented using discrete logic very simply.



**Figure 1. Block Diagram of 2×4 Decoder**


So, we have 4-outputs and for each of those we have AND gate. So let our two address lines  $A_1$  and  $A_0$  which go down like this. So, if we want to represent this by 00, the two inputs must be inverted so that goes to that one and that goes to that one and this one we want to represent 01, in which case  $A_1$  is 0 and  $A_0$  is 1, in this case we want 10 so  $A_1$  will be connected to 1 and  $A_0$  to 0 and so on. If we want 3 bits coming in we will need 8 outputs so that is the decoder.



**Figure 2. 2x4 Decoder with Logic Gates**

### 3. Multiplexer Circuit

A multiplexer is a data selector combinational circuit. A 4 to 1 multiplexer *i.e.* 4 inputs and 1 output represented as a rectangle and since we have 4 inputs, we need two address lines  $S_1$  and  $S_0$  and we will have 4 inputs and one output and which input connects to the output depends on these address lines so if  $S_1$  and  $S_0$  are both 0, 00 is connected to the output, and so on. And of course we can have 8 input and 1 output mux and so on. This is again a commonly used block and if we want to take an example we can use this to represent any combinational logic function that we want.



**Figure 3. Block Diagram of 4x1 Multiplexer**


Therefore MUX can be used to represent any truth Table that we want in one block unit and it is widely used when we have to construct complex logics. So, while designing this one can see these common patterns represented by the decoder or the MUX, then it will be much simpler if you can map them on the appropriate block unit, it greatly reduces the complexity of the circuit and when we look at the sequential logic it will often be the key as to use these units instead of more complicated individual gates.

### 4. Source Coupled Logic (SCL)

SCL is almost same as Emitter Coupled Logic (ECL) that is used with bipolar technology. SCL is a “Dual Rail Logic”. The SCL circuit consist NMOS differential pair biased with a constant current source  $I_{ss}$ . The inverter circuit using SCL logic shown in Fig.4. Circuit have both input and its complement ( $V_i, V_i'$ ) and output comes differential

form ( $V_o, V_o'$ ). NMOS source coupled pair which operates in saturation or cut-off region. The biased constant current source  $I_{ss}$  steered any one side of transistor while other is cut-off. This current converted into the differential output voltage by 2 PMOS transistor where these PMOS are working in linear region. If  $\Delta V$  is the voltage drop across M3 (M4) transistor, differential output voltage become equal to  $2 \Delta V$ .

Logic function that implemented by SCL are placed between PMOS (active load) and biased current  $I_{ss}$ . These logic functions are implemented using NMOS. Since it is dual-rail-logic, complicated to wire.



**Figure 4. SCL INVERTER**

## 5. Experimental Results and Proposed Methodology

### 5.1. Multiplexer-Minimization (MUX-MIN) Method

This is a technique, used to synthesize combinational SCL circuit. Using this method we always get a simplest circuit of a complex electrical system. In contrast, our main goal to apply this method in SCL gates to reduce the switching noise instead of number of branches and switching devices.

It's based on Shannon Expansion Theorem [19]. In mux-min technique, NMOS differential pair act as  $2 \times 1$  current-multiplexer.

So using this method an arbitrary n-variable function  $F(a, b, c, \dots)$  can always realize where function  $F(a, b, c, \dots)$  is 1st factorized w.r.t. 'a' then 'b' and so on as written in Equation(1)

$$F(a, b, c \dots) = F(0, b, c, \dots) a' + F(1, b, c, \dots) a \quad (1)$$

Where  $F(0, b, c, \dots)$  and  $F(1, b, c, \dots)$  is evaluated w.r.t.  $a = 0$  &  $a = 1$ . Now factorization w.r.t. b of the function is given by Equation (2) and Equation (3).

$$F(0, b, c \dots) = F(0, 0, c \dots) b' + F(0, 1, c \dots) b \quad (2)$$

And

$$F(1, b, c \dots) = F(1, 0, c \dots) b' + F(1, 1, c \dots) b \quad (3)$$

### 5.2. 2:1 MUX using SCL

Multiplexer is device that has several input and one output. 2n input MUX has n select line and one output. A 2:1 MUX is implemented using SCL is shown in Fig.5. It consists 2 input and its complement ( $V_2, V_2', V_1, V_1'$ ) and one select line and its complement ( $S_0, S_0'$ ). The circuit is implemented using MUX-MIN method. Depending upon the value of input and select line biased current  $I_{ss}$  steered either side of transistor and Difference of  $V_o$  and  $V_o'$  gives the output of the MUX.





Figure 5. SCL 2:1 MUX

### 5.3. Mux Based Decoder Using Scl

The high speed analog-to-digital converters (ADCs) are generally based on a flash structure [20], [21]. It use  $\{(2n)-1\}$  comparators where n is the number of bits. The output of comparators are Thermometer code that is converted into binary code using Thermometer-to-binary decoder, which can be implemented by various of approaches, e.g., a ROM, ones-counter [20], [22], or the multiplexer-based decoder found in [23-24]. In this paper we design a multiplexer-based Thermometer-to-binary decoder for N= 4bit because the use of a multiplexer-based decoder consume lesser power compared with other similar design.

The multiplexers used in this work are based on Source Coupled Logic (SCL), shown in Fig.6 selected.



**Figure 6. MUX Based Decoder**

The circuit shown in Fig.5 and Fig.6 are simulated using TANNER (version 9.2) and 180nm technology to study the characteristics of MUX and MUX based Decoder. Parameters are provided through Table 1. As mention above, SCL was developed to reduce Digital switching noise for mixed mode ICs. SCL provides rail-to-rail current in the range of 5-10  $\mu$ A. Thus noise generation has been reduced.

**Table 1. Parameter for SCL Based Circuit**

Property Device	No. of transistor (NMOS\PMOS)	Average power	Average delay	Rail-to- Rail current
2:1 MUX	6\2	1.799999e-005 watts	0.21n	10 $\mu$ A
MUX based Decoder	66\22	3.240000e-012 watts	0.02n	10 $\mu$ A

## 6. Conclusion

In this paper report a decoder has designed with regular structure and short critical path. The logic family plays a vital role in the designing of any digital circuits. Because of low power requirement and better efficiency the SCL technology is used. The designing and analysis of 2:1 MUX and MUX Based Decoder has simulated using 0.18 $\mu$ m SCL technology. Various parameters like average power, average delay, maximum current spike and number of transistor has been calculated. The current through the circuit remains constant throughout the transition so more efficient technology.

## References

- [1] E. A. Vittoz, "The Design of High-Performance Analog Circuits on Digital CMOS Chips", IEEE J. Solid-State Circuits, vol. SC-20, June (1985), pp.657-665.
- [2] G. H. Warren and C. Jungo, "Noise, Crosstalk and Distortion in Mixed and Analog Digital Integrated Circuits", in Proceedings IEEE Custom IC Conf., (1988), pp.12.1.1-12.1.4.
- [3] B. J. Hosticka and W. Brockherde, "The Art of Analog Circuit Designing a Digital VLSI World", in Proceedings IEEE Int. Symp. Circuits System, (1990), pp. 1347-1350.

- [4] D. J. Allstot and W. C. Black, "A Substrate-Referenced Data-Conversion Architecture", *IEEE Trans. Circuits Sysf.*, vol. 38, October (1991), pp. 1212-1217.
- [5] S. Kiaei and D. Allstot, "Low-Noise Logic for Mixed-Mode VLSI Circuits", *Microelectron Journal*, vol. 23, no. 2, pp. 103-114, 1992.
- [6] S. Maskai, S. Kiaei, and D. Allstot, "Synthesis Techniques for CMOS Folded Source-Coupled Logic Circuits", *IEEE J. Solid-State Circuits*, vol.27, August (1992), pp. 1157-1167.
- [7] R. Senthinatan and J. Prince, "Application Specific CMOS Output Driver Circuit Design Techniques to Reduce Simultaneous Switching Noise" *IEEEJ. Solid-State Circuits*, vol. 28, December (1993), pp. 1383-1388.
- [8] D. Allstot, S. Chee, S. Kiaei, and M. Shristawa, "Folded Source-Coupled Logic Versus. CMOS Static Logic for Low-Noise Mixed-Signal Ics", *IEEE Trans. Circuits System I*, vol. 40, September (1993), pp. 553-563.
- [9] S. Kiaei, S. Chee, and D. Allstot, "CMOS Source-Coupled Logic for Mixed-Mode VLSI", in *Proceedings Int. Symp. Circuits Systems*, (1990), pp. 1608-1611.
- [10] S. Embabi, D. Brueske, and K. Rachamreddy, "A BiCMOS Low-Power Current Mode Gate", *IEEE Journal Solid-State Circuits*, vol. 29, June (1994), pp. 741-745.
- [11] S. Kiaei, S.H. Chee and D. Allstot, "CMOS Source-Coupled Logic for Mixed-Mode VLSI", *IEEE International Symp. Circuits and Systems*, vol. 2, (1990), pp. 1608-1611.
- [12] S. Maskai and S. Kiaei, "Synthesis Techniques for CMOS Folded Source-Coupled Logic Circuits", *IEEE Journal of Solid-State Circuits*, vol. 27, no. 8, August (1992).
- [13] M. Alioto and G. Palumbo, "Design Strategies for Source Coupled Logic Gates", *IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications*, vol. 50, no. 5, May (2003).
- [14] M. Azaga and M. Othman, "Source Couple Logic (SCL): Theory and Physical Design" *Science Publications American Journal of Engineering and Applied Sciences*, vol. 1, no. 1, (2008), pp. 24-32, ISSN 1941-7020.
- [15] K. Gupta, R. Sridhar, J. Chaudhary, N. Pandey and M. Gupta, "A New Current Mode Logic Style with Feedback for Digital Applications", *IEEE Multimedia, Signal Processing and Communication Technologies (IMPACT)*, vol.2, (2011), pp.1608 – 1611.
- [16] K. Gupta, R. Sridhar, N. Pandey and M. Gupta, "A New Improved Current Mode Logic Style with Feedback for Wireless Communication", *IEEE India Conference (INDICON)*, (2011), pp.1-4.
- [17] K. Gupta, N. Pandey and M. Gupta, "Analysis and Design Of MOS Current Mode Logic Exclusive-OR Gate Using Triple-Tail Cells", *ELSEVIER*, (2013).
- [18] A.K. Sisodia, P. Kumar and D. Punetha, "Design, Analysis and Optimization to Mount Different Logic Families in a Single IC", in *IEEE International Conference on Advances in Computing & Communications Engineering (ICACCE 2015)*, Dehradun, India, pp. 388-391.
- [19] C. E. Shannon, "Symbolic Analysis of Relay and Switching Circuits", *Trans. AIEE*, vol. 57, (1938), pp. 713-723.
- [20] F. Kaess, R. Kanan, B. Hochet and M. Declercq, "New Encoding Scheme for High-Speed Flash ADC's", *IEEE Proceedings Circuits and System*, vol. 1, June (1997), pp. 5-8.
- [21] R. J. Van de Plassche, "Integrated Analog-to-Digital and digital-to-Analog Converters", *Kluwer Academic Publishers*, (1994).
- [22] E. Säll, M. Vesterbacka and K.O. Andersson, "A Study of Digital Decoders in Flash Analog-to-Digital Converters", *IEEE Int. Symp. Circuits System*, Vancouver, Canada, May 23-26, (2004).
- [23] E. Säll and M. Vesterbacka, "A Multiplexer Based Decoder for Flash Analog-to-Digital Converters," *Proceedings TENCON2004*, Nov. 21-24, (2004).
- [24] K. Uyttenhove and M. Steyaert, "A 1.8-V 6-bit 1.3-GHz Flash ADC in 0.25- $\mu$ m CMOS", *IEEE Journal Solid-State Circuits*, vol. 38, no. 7, July (2003), pp. 1115-1122.

## Authors



**Pooja Verma** completed her B.Tech. in Electronics & Communication Engineering from N.I.E.T. Greater Noida India in 2012 and received her M.Tech degree in VLSI Design from Indira Gandhi Delhi Technical University for Women, Delhi. Currently she is serving Tula's institute, Dehradun as an assistant professor in ECE department.

She has worked with C-DOT, Mehrauli and CSIR-CSIO Chandigarh as trainee. She has published various research papers in international conferences and journals. Her interest includes VERILOG FPGA Design, low power VLSI Design.



**Deepak Punetha** is serving Tula's Institute, Dehradun (Uttarakhand Technical University) as an Assistant Professor in Electronics & Communication Engineering department. He has an experience of more than 5.5 years in teaching and research (Including research experience in CDAC, Mohali). He has completed his B.Tech in ECE from Dehradun Institute of Technology and M.E. (8.5 CGPA) in EPDT from PEC University of Technology, Chandigarh.

He has worked for various organizations, such as Chitkara University, Himachal Pradesh (as AP), PEC University of Technology, Chandigarh (as Teaching Assistant), CDAC Mohali and Tula's Institute, Dehradun. He has published more than 35 research papers (included IEEE, Springer, Elsevier *etc.*) in reputed Conferences and International Journals. He is the member of reviewing committee of IEEE Explorer, Elsevier Science & Technology, Springer (Journal of Intelligent & Robotics Systems), Hindawi and various National and International Conferences and Journals. He has served as TPC member for many National & International Conferences in the region. He is also an active member of different National and International Association of Electronics and Communication Engineers and Editorial Boards. His area of interest is Electronics Product Design and Technology, Face Recognition and Compression, Radiation Pattern analysis of different Antennas, Navigation and Emergency Alerting System, Robotics and Embedded Systems.



**Yogita Bahuguna** obtained her B.Tech degree in AIE from DIT, Dehradun (UPTU). She received her M. TECH degree from UTU, Dehradun in Digital communication. Currently she is serving Tula's institute, Dehradun as an assistant professor in ECE department.

She has an experience of more than 6.5 years in teaching and one year industry experience. She has worked for various organizations such as DIXON technologies pvt Ltd Noida, Alpine college, GRD IMT and Tula's institute, Dehradun. She has published various research papers in international conferences and journals. Her research area is Wireless Sensor Networks, Embedded System and Digital Communication.